In this work, a novel digital beamformer applied in vehicle-mounted high frequency (HF) receiving device has been developed. The system adopts robust superdirective beamforming algorithm, which not only effectively reduces the receiving array aperture but also maintains a higher directive gain compared with conventional beamforming method (CBF). The system is designed based on the idea of radio-defined software (SDR), which is easy to update. It contains 16 receiving channels and can output 3 analog beam signals. Experiment shows that the system has fast response and is feasible in engineering.
and communication field. But at the same time, there exist some common disadvantages such as energy attenuation and multi-path effects due to large amount of reflection and refraction during spreading. In addition, HF band is crowded and has serious co-channel interference. Digital beamforming (DBF) has a good suppression on multi-path fading and co-channel interference. However, for obtaining the best direction gain, most of the existing methods require that the array element spacing is half-wave length [1] . This will need huge array aperture in HF system, which brings a lot of inconvenience in system setting up and maintenance. Therefore, beamformer using conventional antenna array is unrealistic in vehicle-mounted receiving device.
In order to adapt the characteristics of vehicle equipment, compactly spaced antenna array has to be applied. However, the directive gain of conventional beamforming method is unsatisfactory in this mode, especially at the low frequency end of HF. In order to achieve better performance with mini array, researchers have proposed the concept of superdirective array synthesis since 1940s [2] . Likewise, because of its high sensitivity to array error, the actual performance has a great gap with theoretical simulation. For improving algorithm robustness, many works have been done. To sum up, diagonal loading method is the most representative [3] . The defect of this method is the difficulty in choosing a proper loading value, which can't make a good trade-off between robustness and directive gain. Therefore, it is not practical in engineering.
The authors propose a robustness superdirective beamforming algorithm [4] . This method uses a parameter called sensitivity factor. By choosing different K value, people can easily make a trade-off between robustness and directive gain according to the actual array error. Further, a digital beamformer (DBF) system based on this algorithm is designed. The system uses the concept of software-defined radio (SDR), easy to update software in different electromagnetic environment. The DBF system can achieve weighted summation of up to 16 channels and output multiple beams at the same time with digital upconverters (DUCs). The experiment results proves its feasibility and better performance than conventional beamforming.
Robust superdirective beamforming algorithm
For a uniform circular array with M antenna elements, we assume the weight vector as w and the received snapshot data is
The summed output can be written as:
For conventional beamforming (CBF), the weight vector is w = a(θ m , φ m ), where a(θ m , φ m ) represents the array steer vector. By adjusting the azimuth angle θ m and the pitch angle φ m of steer vector, beam pattern can point to any direction. Compared with CBF, the weight vector computation of superdirective beamforming is relatively more complexed. Correspondingly, its performance is better than CBF, which can be proved by comparative verification in section 4. The sensitivity factor [5] is defined as:
The denominator of Equation (2) represents the power of main lobe direction. Smaller K is, the array is more robust. The directive gain of array is represented as:
where
When the array element adopts short vertical dipole, the R matrix can be simplified as:
where k is the radio wave number and d ij is the distance between the ith element and the jth element. In order to ensure the response of main lobe direction is distortionless, we have to make w H a(θ m , φ m ) = 1. Thus, Equation (2) and (3) can be further simplified as:
For maximum directive gain G(θ m , φ m ), we just need to minimize the denominator. Thus, under the condition of given sensitivity factor K, the constraints above can be rewritten as :
Actually, this method makes a tradeoff between robustness and directive gain by selecting proper K value. If array error is small, we can select a larger K value, which sacrifices some robustness to improve directive gain. If array error is large, a smaller K value can be adopted, which sacrifices some directive gain to guarantee robustness. The detailed description about how to choose a proper K value is introduced in paper [4] . Generally, 0.2-0.7 is a relatively proper interval if the actual amplitude error is below 9 dB and the actual phase error is below 10 degree. To solve the constraints (6) for w, Lagrange method is adopted. The target function can be constructed as:
whereλ and μ are the lagrange multipliers. Taking its gradient with respect to w and making ∇ w (L) = 0, we get:
where I is the unit matrix. Inserting (8) into the equation w H a(θ m , φ m ) = 1 leads to: Thus, the Equation (8) can be rewritten as:
Equation (10) is the final formula of weight vector computation. For lagrange multiplierλ, we can calculate it by numerical method, which will be introduced in section 3.3.
System design and implementation
The architecture of the DBF system is showed in Fig. 1 . Analog signals are digitizied by analog-to-digital converter (ADC) chips firstly. Then it completes digital signals extraction and filtering in digital downconverters (DDCs) and then we get low rate baseband signals. After that, we achieve the DBF algorithm by field programmable gate array (FPGA) and digital signal processor (DSP) and finally different digital beams will be reconstructed by different DUCs to upconvert into analog beam signals.
Downconverter module
We adopt ISL5x16 chip to implement the design. In order to maintain the phase coherence of all channels, all DDCs should be started synchronously after configuration, which plays a crucial role in improving system performance. Fig. 2 (a) shows the synchronization mechanism. To guarantee the synchronization of extern working clock, a no-delay clock driver is used to divide the clock source into four edge-aligned reference clock (REFCLK) signals. To guarantee the synchronization of internal function modules, another no-delay clock driver receives the sync output (SYNCO) signal from master DDC and redistributes it to the sync input (SYNCI) of slave DDCs (as well as feeding it back to the master). As soon as parameter configuration of all devices is complete, DSP will write sync word to the corresponding control register of the master device to make it generate a sync pulse at SYNCO pin. Because all devices receive edge-aligned sync pulses, all internal function modules will return to the same initial state and work synchronously.
Beamforming network
The main function of FPGA includes caching multi-channel data from DDCs and achieving weighted beam summation. Data is sent to FPGA through DDC interface, which will be fed into two internal function modules at the same time. One is cache ram, the other is beamforming network. Data in cache ram will be used for array correction and direction of arrival (DOA) estimation. Beamforming network is the core module in FPGA. Its internal structure is shown in Fig. 2 (b) . Complex weight coefficient registers are connected to external bus of DSP. Coefficient is written to corresponding register (REG) asynchronously. Weighting of single channel needs four multiplications and two additions. Using hardware multipliers which are embedded into FPGA can accelerate the computation speed and reduce consumption of logic resources.
Weight vector computation
DSP is used to calculates weight vector w in formula (10). From the point of view of hardware implementation, eigenvalue decomposition of R matrix is the most complex work. According to formula (4), R is a real symmetric matrix. Considering computational complexity and precision, Jacobi iterative method is adopted [6] . The basic idea of this method is that, through a series of iterations, a orthogonal matrix Q can be found which makes Q T RQ a diagonal matrix. The following is about the problem of solvingλ. Assume the matrix R can be decomposed into U ΛU H , where U represents the eigenvector matrix and Λ represents the diagonal matrix composed by the eigenvalues of R. According to paper [4] ,λ meet the following equation:
where γ i is the diagonal element of Λ, satisfying γ 1 ≥ γ 2 ≥ · · · ≥ γ M and z i is the element of vector U H a(θ m , φ m ). Paper [7] has proved that the left side of (11) is monotonically decreasing. So we can solve (11) forλ with bisection method in DSP program. The iteration steps are as follows:
Step
For initial values of a and b, f (a)f (b) < 0 must be guaranteed, otherwise the algorithm will not convergence, which means the K value is improperly selected.
Step 3) Set the iteration accuracy of eps.
Conversely, the new boundary becomes [(a + b) /2, b] . Then, return to the second step.
Step 4) Useλ and the Equation (10) to get weight vector. Azimuth information is passed to DSP by direction finding system or host computer to steer beam direction. Although the proposed algorithm is less sensitive to array error, DSP still needs to receive the correction factor of array to guarantee higher accuracy and stability of beam pattern. DSP will multiply the weight vector by the correction factor to get a compensated weight vector as output.
Experimental results

Simulation experiments
For comparing the performance of CBF method with the proposed method in theoretical simulation, we choose 5-element uniform circular array with radius of 4 meters as model. Beam patterns in different frequency values are plotted in Fig. 3 (a) and Fig. 3 (b) . It can be seen from that, as the frequency decreases, pattern based on conventional beamforming gradually loses directivity. However, pattern based on superdirective beamforming still keeps a high directive gain. At the high end of frequency, both patterns tend to approximate. Therefore, lower the frequency is, the performance advantage of proposed method over CBF method is more obvious.
Hardware experiments
Based on the description in section 3.3, the selection of K value determines weather the method can convergence, the selection of eps determines the convergence speed. Assuming the eps = 0.0001, Table. I lists the corresponding convergence time of the algorithm with different number of antenna elements. The CPU clock of TI C6000 floating DSP is 225 MHz. FPGA module is implemented with Altera Cyclone IV FPGA chip which consumes 2449 logic elements and 384 9-bit embedded multipliers. Fig. 4 (b) is the actual beam pattern plotted by DSP. The input power of single channel is −57 dBm. Fig. 5 (a), Fig. 5 (b) and Fig. 5 (c) show the summed output power spectrum with the beam pointing towards 36 • , 71 • and 117 • respectively. These three directions correspond to 0 dB, −3 dB and null of beam pattern, as Fig. 4 (b) shows.
Conclusion
This superdirective digital beamformer is designed for vehicle mounted HF receiving device which uses a 5-elemnet mini array. The design have two advantages. Compared with classic superdirective method, the design can make a good trade-off between robustness and directive gain accordding to actual array error. Therefore, it is more practical in engineering. Compared with conventional beamforming method, its high directive gain increases the anti-jamming ability, especially at low frequency end of HF. Besides, the hardware design concept based on SDR makes it easy to update. Actual experiment results prove the system is feasible and has fast response.
